

U.S. PATENT APPLICATION

Inventor(s): Toshiharu SEKO

Invention: TAPE FOR CHIP ON FILM AND SEMICONDUCTOR THEREWITH

*NIXON & VANDERHYE P.C.
ATTORNEYS AT LAW
1100 NORTH GLEBE ROAD
8TH FLOOR
ARLINGTON, VIRGINIA 22201-4714
(703) 816-4000
Facsimile (703) 816-4100*

SPECIFICATION

TAPE FOR CHIP ON FILM AND SEMICONDUCTOR THEREWITH

BACKGROUND OF THE INVENTION

[0001] The present invention relates to a tape used for COF (chip on film) where a semiconductor element is mounted on a flexible circuit board, and to a semiconductor device formed with the tape for COF.

[0002] As a semiconductor device formed with a semiconductor element coupled to and mounted on a flexible circuit board, there has been known a TCP (Tape Carrier Package) semiconductor device. The TCP semiconductor device is provided with an insulating tape having a penetrating opening in which a semiconductor element is mounted, and a tip portion of an wiring pattern is coupled to the semiconductor element in a state that the wiring pattern is protruded like a cantilever. There has been another semiconductor device, as shown in Fig. 15, formed with a semiconductor element coupled to and mounted on a flexible circuit board. In this semiconductor device, a thin film insulating tape 1 does not have a penetrating opening in which a semiconductor element 2 is to be mounted, and a bump 3 of the semiconductor element 2 is coupled to and mounted on an inner lead 4 which is formed on the surface of the thin film insulating tape 1. In addition, reference numeral 5 denotes a sealing resin, and 6 denotes

a solder resist. Hereinafter, the latter semiconductor device is referred to as a COF semiconductor device.

[0003] In the COF, there is used the thin film insulating tape 1 which has foldability in consideration of its application. Each wire in an wiring pattern disposed on the surface of the thin film insulating tape 1 is electrically connected to a corresponding terminal of the semiconductor element 2, and a connector section for external connection is connected to a liquid-crystal display panel, a printed circuit board and the like. Other exposed portions of the wiring pattern are insulated by a solder resist 6 applied thereon.

[0004] In the COF semiconductor device, as shown in Fig. 15, the semiconductor element 2 mounted on the thin film insulating tape 1 is sealed with a sealing resin 5. If air is involved during resin sealing, air bubbles easily generate in the sealing resin since the thin film insulating tape 1 is not provided with an opening in which the semiconductor element 2 is to be mounted. During resin sealing, the sealing resin 5 is applied or injected along each side of the semiconductor element 2. During application of the sealing resin 5 along four sides of the semiconductor element 2, part of air present between the semiconductor element 2 and the thin film insulating tape 1 is sealed as air bubbles in the sealing resin 5. It is

difficult to completely prevent air bubbles from being generated in the sealing resin 5.

[0005] In the semiconductor device where air bubbles are generated in the sealing resin for the semiconductor element 2, the air bubbles contains moisture and the like which may cause any failure such as inter-terminal leakage.

[0006] At present, there are a demand for multiple pins of the COF semiconductor device and another demand for a smaller and thinner COF semiconductor device. In order to fulfill these requests at the same time, it is not only required that a connector section for external connection in an wiring pattern as well as a connection section to a semiconductor element should be more finely pitched, but also it is required that an insulating tape as well as an wiring pattern should be thinner. In order to make a pitch of an inner lead smaller, it is required that to make a width and a thickness of the inner lead smaller.

[0007] There are several subjects to be solved in obtaining the fine-pitched and thinner inner lead. One of the subjects is to improve resin sealability (resin filling) of the semiconductor element. Particularly, the fine-pitched and thinner inner lead makes it more difficult to remove air bubbles, which are generated during resin sealing of a semiconductor element, from the sealing resin.

25 Therefore, it is required in the fine-pitched and thinner

inner lead to prevent air bubbles from being generated.

[0008] As a countermeasure against generation of air bubbles, an opening is provided in the thin film insulating tape as is the case with the above-stated TCP semiconductor device. Another countermeasure is shown in Fig. 16 (Fig.

15 is a cross sectional view taken in the line A-A' of Fig.

16). In Fig. 16, resin is applied along three sides shown with an arrow B or only one side shown with an arrow C of the semiconductor element 2. Air present in a resin application region before resin application is removed through a non resin application region to the air.

[0009] However, the above-stated conventional countermeasures against air bubbles in the COF semiconductor devices have following subjects.

[0010] In the case of the former countermeasure where an opening is provided in the thin film insulating tape, sealing resin overflows from the opening of the thin film insulating tape to a lower part thereof during the process of resin sealing. The overflowed sealing resin adheres to a stage, which leads to any manufacturing failure. In addition, the thus-manufactured COF semiconductor devices result in becoming thicker, which is against the recent demand for thinner semiconductor devices.

[0011] In the case of the latter countermeasure where resin is applied along three sides or only one side of the

semiconductor element 2 as shown in Fig. 16, the sealing resin 5 flows at a higher velocity from a corner of the semiconductor element 2, where an interval between inner leads becomes wider, to a space between the semiconductor element 2 and the insulating tape. This may result in taking air in the resin to generate air bubbles.

[0012] In addition, if the COF semiconductor device after installation is used in a temperature cycling environment where a low temperature and a high temperature are alternately repeated, thermal expansion and contraction are repeated due to the temperature cycling. Accordingly, due to difference in thermal expansion coefficient of materials, stress is generated around an edge of a solder resist opening which is provided for establishing electrical connection between the inner leads and the semiconductor element, which may cause disconnection of the inner leads.

[0013] Another problem involved in implementing a fine-pitched and thinner inner lead is that inner leads around the edge of the solder resist opening may be more remarkably disconnected in the temperature cycling because mechanical strength of the inner leads is decreased as a result of making the inner lead thinner. Therefore, for making the inner leads of the COF semiconductor device fine-pitched and thinner, mechanical strength of the inner

lead section around the edge of the solder resist opening should be improved, which indicates that implementation of the fine-pitched device is difficult in the current state.

5 SUMMARY OF THE INVENTION

[0014] It is an object of the present invention to provide a tape for COF and a semiconductor device therewith, which tape is capable of preventing air bubbles from being generated during resin sealing of a semiconductor element and capable of decreasing disconnection of an inner lead located at a corner of the semiconductor element.

[0015] In order to accomplish the above object, a first aspect of the present invention provides a tape for chip on film on which a semiconductor element is mounted and resin is applied for sealing the semiconductor element, the tape for chip on film comprising:

an insulating tape;

a plurality of wiring patterns formed on the insulating tape;

a solder resist partially covering the wiring patterns by application to have an opening; and

a dummy pattern provided at a corner of a region for the semiconductor element to be mounted so as to control flow of the resin from the corner to a space between a surface of the semiconductor element and the

TOKUYAMA DENKI CO., LTD.

insulating tape during resin sealing.

[0016] The tape for chip on film according to the above constitution decreases a flow velocity of the resin flowing from the corner to the space between the surface of the semiconductor element and the insulating tape, which reduces air taken in the resin caused by the resin flow, resulting in prevention of air bubble generation.

[0017] In an embodiment of the first aspect of the present invention, the dummy pattern is provided inside the opening of the solder resist and inside or outside the corner, and a shape of the dummy pattern is formed along a shape of the corner.

[0018] According to the above constitution, the thickness of the dummy pattern can be larger than the space between the semiconductor element and the insulating tape when the dummy pattern is provided outside the corner in particular, which effectively reduces flow of the sealing resin to the space between the surface of the semiconductor element and the insulating tape during resin sealing.

[0019] In an embodiment of the first aspect of the present invention, the dummy pattern is provided from outside or inside the corner to the solder resist.

[0020] According to the above constitution, the dummy pattern is connected with the solder resist. Therefore, the dummy pattern can absorb part of stress generated due

to repeated thermal expansion and contraction around the opening edge of the solder resist, which decreases stress put on the inner lead located at the corner. As a result, disconnection of the inner lead can be prevented.

5 [0021] In an embodiment of the first aspect of the present invention, the dummy pattern is composed of a large width section of an inner lead of a wiring pattern inside the opening of the solder resist.

10 [0022] The large width section of the inner lead also controls flow of the resin from the corner to the space between the semiconductor element and the insulating tape during resin sealing.

15 [0023] In an embodiment of the first aspect of the present invention, the dummy pattern is provided at least at two adjacent corners of the region for the semiconductor element to be mounted.

20 [0024] It is possible to prevent air from being taken in the resin at the two adjacent corners during application of sealing resin since the dummy pattern is disposed at the two adjacent corners.

[0025] In an embodiment of the first aspect of the present invention, material and thickness of the dummy pattern is the same as those of the inner lead.

25 [0026] According to the above constitution, the dummy pattern can be formed at the same time when the wiring

patterns are formed, which saves an additional process and material for forming the dummy pattern.

[0027] A second aspect of the present invention provides a tape for chip on film on which a semiconductor element is mounted and resin is applied for sealing the semiconductor element, the tape for chip on film comprising:

an insulating tape;

a plurality of wiring patterns formed on the insulating tape; and

10 a solder resist partially covering the wiring patterns by application to have an opening, wherein

an opening edge of the solder resist opposed to a corner of a region for the semiconductor element to be mounted is located in a vicinity of the corner, and a shape 15 of the opening edge of the solder resist in the vicinity of the corner is made along a shape of the corner so as to control flow of resin from the corner to a space between a surface of the semiconductor element and the insulating tape during resin sealing.

20 [0028] According to the above constitution, the solder resist opposed to the corner of the region for the semiconductor element to be mounted is made near and along the corner. Therefore, the solder resist controls the flow rate of resin from the corner to the space between the 25 surface of the semiconductor element and the insulating

DETAILED DESCRIPTION

tape during resin sealing. This results in prevention of air bubble generation.

[0029] A third aspect of the present invention provides a tape for chip on film on which a semiconductor element is mounted and resin is applied for sealing the semiconductor element, the tape for chip on film comprising:

an insulating tape;

a plurality of wiring patterns formed on the insulating tape;

10 a solder resist partially covering the wiring patterns by application to have an opening; and

an inner lead in a wiring pattern located on a specified side of a region for the semiconductor element to be mounted inside the opening of the solder resist, wherein

15 the inner lead has a large width section wider than an electric connection section of the inner lead connected to the semiconductor element so as to control flow of resin from the specified side to a space between a surface of the semiconductor element and the insulating

20 tape during resin sealing.

[0030] According to the above constitution, the large width section of the inner lead on the specified side of the region for the semiconductor element to be mounted decreases a flow velocity of the resin flowing from the specified side to the space between the surface of the

PRINTED IN U.S.A.

semiconductor element and the insulating tape, which reduces air taken in the resin caused by the resin flow, resulting in prevention of air bubble generation.

[0031] In an embodiment of the third aspect of the 5 present invention, the large width section of the inner lead is disposed either outside or inside a border line of the region for the semiconductor element to be mounted, or from outside to inside the border line of the region.

[0032] According to the above constitution, the large 10 width section of the inner lead controls flow of resin from the border line of the region for the semiconductor element to be mounted to the space between the semiconductor element and the insulating tape during resin sealing.

[0033] In an embodiment of the third aspect of the 15 present invention, the large width section of the inner lead is disposed from outside or inside a border line of the region for the semiconductor element to be mounted to inside a region for the solder resist to be applied.

[0034] According to the above constitution, the large 20 width section of the inner lead not only controls flow of resin, but also improves mechanical strength of the inner lead because the large width section of the inner lead is disposed inside the solder resist. This increases disconnection of the inner lead caused by stress that is 25 generated in the vicinity of the opening edge of the solder

resist due to repeated thermal expansion and contraction.

[0035] In an embodiment of the third aspect of the present invention, there is proved the tape for chip on film, further comprising:

5 a dummy pattern provided at a corner of a region for the semiconductor element to be mounted so as to control flow of the resin from the corner to a space between a surface of the semiconductor element and the insulating tape during resin sealing.

10 [0036] In an embodiment of the third aspect of the present invention, an opening edge of the solder resist opposed to a corner of a region for the semiconductor element to be mounted is located in a vicinity of the corner, and a shape of the opening edge of the solder resist in the vicinity of the corner is made along a shape of the corner so as to control flow of resin from the corner to a space between a surface of the semiconductor element and the insulating tape during resin sealing.

15 [0037] In an embodiment of the second aspect of the present invention, there is proved the tape for chip on film, further comprising:

20 a dummy pattern provided at a corner of a region for the semiconductor element to be mounted so as to control flow of the resin from the corner to a space between a surface of the semiconductor element and the

insulating tape during resin sealing.

[0038] According to the above three embodiments based on combination between the fist, second and third aspect of the present invention, there are obtained such synergical effects as described in the fist, second and third aspect of the present invention.

[0039] In an embodiment of the third aspect of the present invention, the wiring pattern, the inner lead, and the dummy pattern are fixed to the insulating tape without use of an adhesive.

[0040] In an embodiment of the third aspect of the present invention, the wiring pattern, the inner lead, and the dummy pattern are fixed to the insulating tape with use of an adhesive.

[0041] A fourth aspect of the present invention provides a semiconductor device comprising a semiconductor element mounted on the tape for chip on film as described above.

[0042] According to the above semiconductor device, air bubbles generated during sealing of the semiconductor element with resin are eliminated. This prevents such a failure as inter-terminal leakage caused by moisture and the like contained in the air bubbles.

BRIEF DESCRIPTION OF THE DRAWINGS

[0043] The present invention will become more fully

understood from the detailed description given hereinbelow and the accompanying drawings which are given by way of illustration only, and thus are not limitative of the present invention, and wherein:

5 [0044] Fig. 1 is a plane view showing a COF semiconductor device according to the present invention;

[0045] Fig. 2 is a cross sectional view taken along a line D-D' of Fig. 1;

10 [0046] Fig. 3 is a cross sectional view different from Fig. 2;

[0047] Fig. 4 is a cross sectional view different from Figs. 2 and 3;

15 [0048] Fig. 5 is a plane view showing a modified example of the COF semiconductor device shown in Fig. 1;

[0049] Fig. 6 is a view showing a modified example different from Fig. 5;

20 [0050] Fig. 7 a view showing a modified example different from Figs. 5 and 6;

[0051] Fig. 8 is a plane view showing a COF semiconductor device different from that shown in Fig. 1;

[0052] Fig. 9 is a plane view showing a COF semiconductor device different from those shown in Figs. 1 and 8;

25 [0053] Fig. 10 is a plane view showing a COF semiconductor device different from those shown in Figs. 1,

8, and 9;

[0054] Fig. 11 is a plane view showing a COF semiconductor device different from those shown in Figs. 1, and 8 to 10;

5 [0055] Fig. 12 is a plane view showing a modified example of the COF semiconductor device shown in Fig. 11;

[0056] Fig. 13 is a view showing a modified example different from that shown in Fig. 12;

10 [0057] Fig. 14 is a plane view showing a COF semiconductor device different from those shown in Figs. 1, and 8 to 11.

[0058] Fig. 15 is a cross sectional view showing a conventional COF semiconductor device; and

15 [0059] Fig. 16 is a plane view showing the COF semiconductor device shown in Fig. 15.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

[0060] Embodiments of the present invention will be described hereinafter in detail with reference to drawings.

20 [0061] Fig. 1 is a plane view showing a COF semiconductor device as a semiconductor device according to a first embodiment of the present invention. Fig. 2 is a cross sectional view taken along a line D-D' of Fig. 1. Figs. 3 and 4 are cross sectional views different from that 25 shown in Fig. 2 as modified examples of the first

embodiment.

[0062] A tape carrier used in the COF semiconductor device is composed of a freely foldable and highly flexible filmy polyimide-based insulating tape 11, whose width is any one of 15 μm , 20 μm , 25 μm , 38 μm or 40 μm , as a base material. On the surface of the polyimide-based insulating tape (hereinafter just referred to as an insulating tape) 11, there is formed a copper foil pattern 12, whose width is any one of 8 μm , 9 μm , 12 μm , 15 μm or 18 μm , without use of an adhesive (Figs. 2 and 3), or with use of an adhesive 13 (Fig. 4). The surface of the copper foil pattern 12 is tin-plated or gold-plated (unshown). Pattern exposure portions of the copper foil pattern 12 other than a connection section to a semiconductor element 14 and a connector (unshown) for external connection are covered with a solder resist 15 to secure an insulating state.

[0063] The insulating tape 11 does not have an opening in a position on which the semiconductor element 14 is mounted. On each terminal of the semiconductor element 14, there is formed a protruding electrode called a bump 16. The bump 16 of the semiconductor element 14 is electrically connected to an inner lead 17 of the copper foil pattern 12 mounted on the surface of the insulating tape 11. After the semiconductor element 14 is coupled to and mounted on the tape carrier, a space between the semiconductor element

0062
0063
0064
0065
0066
0067
0068
0069
0070
0071
0072
0073
0074
0075
0076
0077
0078
0079
0080
0081
0082
0083
0084
0085
0086
0087
0088
0089
0090
0091
0092
0093
0094
0095
0096
0097
0098
0099
0100
0101
0102
0103
0104
0105
0106
0107
0108
0109
0110
0111
0112
0113
0114
0115
0116
0117
0118
0119
0120
0121
0122
0123
0124
0125
0126
0127
0128
0129
0130
0131
0132
0133
0134
0135
0136
0137
0138
0139
0140
0141
0142
0143
0144
0145
0146
0147
0148
0149
0150
0151
0152
0153
0154
0155
0156
0157
0158
0159
0160
0161
0162
0163
0164
0165
0166
0167
0168
0169
0170
0171
0172
0173
0174
0175
0176
0177
0178
0179
0180
0181
0182
0183
0184
0185
0186
0187
0188
0189
0190
0191
0192
0193
0194
0195
0196
0197
0198
0199
0200
0201
0202
0203
0204
0205
0206
0207
0208
0209
0210
0211
0212
0213
0214
0215
0216
0217
0218
0219
0220
0221
0222
0223
0224
0225
0226
0227
0228
0229
0230
0231
0232
0233
0234
0235
0236
0237
0238
0239
0240
0241
0242
0243
0244
0245
0246
0247
0248
0249
0250
0251
0252
0253
0254
0255
0256
0257
0258
0259
0260
0261
0262
0263
0264
0265
0266
0267
0268
0269
0270
0271
0272
0273
0274
0275
0276
0277
0278
0279
0280
0281
0282
0283
0284
0285
0286
0287
0288
0289
0290
0291
0292
0293
0294
0295
0296
0297
0298
0299
0300
0301
0302
0303
0304
0305
0306
0307
0308
0309
0310
0311
0312
0313
0314
0315
0316
0317
0318
0319
0320
0321
0322
0323
0324
0325
0326
0327
0328
0329
0330
0331
0332
0333
0334
0335
0336
0337
0338
0339
0340
0341
0342
0343
0344
0345
0346
0347
0348
0349
0350
0351
0352
0353
0354
0355
0356
0357
0358
0359
0360
0361
0362
0363
0364
0365
0366
0367
0368
0369
0370
0371
0372
0373
0374
0375
0376
0377
0378
0379
0380
0381
0382
0383
0384
0385
0386
0387
0388
0389
0390
0391
0392
0393
0394
0395
0396
0397
0398
0399
0400
0401
0402
0403
0404
0405
0406
0407
0408
0409
0410
0411
0412
0413
0414
0415
0416
0417
0418
0419
0420
0421
0422
0423
0424
0425
0426
0427
0428
0429
0430
0431
0432
0433
0434
0435
0436
0437
0438
0439
0440
0441
0442
0443
0444
0445
0446
0447
0448
0449
0450
0451
0452
0453
0454
0455
0456
0457
0458
0459
0460
0461
0462
0463
0464
0465
0466
0467
0468
0469
0470
0471
0472
0473
0474
0475
0476
0477
0478
0479
0480
0481
0482
0483
0484
0485
0486
0487
0488
0489
0490
0491
0492
0493
0494
0495
0496
0497
0498
0499
0500
0501
0502
0503
0504
0505
0506
0507
0508
0509
0510
0511
0512
0513
0514
0515
0516
0517
0518
0519
0520
0521
0522
0523
0524
0525
0526
0527
0528
0529
0530
0531
0532
0533
0534
0535
0536
0537
0538
0539
0540
0541
0542
0543
0544
0545
0546
0547
0548
0549
0550
0551
0552
0553
0554
0555
0556
0557
0558
0559
0560
0561
0562
0563
0564
0565
0566
0567
0568
0569
0570
0571
0572
0573
0574
0575
0576
0577
0578
0579
0580
0581
0582
0583
0584
0585
0586
0587
0588
0589
0590
0591
0592
0593
0594
0595
0596
0597
0598
0599
0600
0601
0602
0603
0604
0605
0606
0607
0608
0609
0610
0611
0612
0613
0614
0615
0616
0617
0618
0619
0620
0621
0622
0623
0624
0625
0626
0627
0628
0629
0630
0631
0632
0633
0634
0635
0636
0637
0638
0639
0640
0641
0642
0643
0644
0645
0646
0647
0648
0649
0650
0651
0652
0653
0654
0655
0656
0657
0658
0659
0660
0661
0662
0663
0664
0665
0666
0667
0668
0669
0670
0671
0672
0673
0674
0675
0676
0677
0678
0679
0680
0681
0682
0683
0684
0685
0686
0687
0688
0689
0690
0691
0692
0693
0694
0695
0696
0697
0698
0699
0700
0701
0702
0703
0704
0705
0706
0707
0708
0709
07010
07011
07012
07013
07014
07015
07016
07017
07018
07019
07020
07021
07022
07023
07024
07025
07026
07027
07028
07029
07030
07031
07032
07033
07034
07035
07036
07037
07038
07039
07040
07041
07042
07043
07044
07045
07046
07047
07048
07049
07050
07051
07052
07053
07054
07055
07056
07057
07058
07059
07060
07061
07062
07063
07064
07065
07066
07067
07068
07069
07070
07071
07072
07073
07074
07075
07076
07077
07078
07079
07080
07081
07082
07083
07084
07085
07086
07087
07088
07089
07090
07091
07092
07093
07094
07095
07096
07097
07098
07099
07100
07101
07102
07103
07104
07105
07106
07107
07108
07109
07110
07111
07112
07113
07114
07115
07116
07117
07118
07119
07120
07121
07122
07123
07124
07125
07126
07127
07128
07129
07130
07131
07132
07133
07134
07135
07136
07137
07138
07139
07140
07141
07142
07143
07144
07145
07146
07147
07148
07149
07150
07151
07152
07153
07154
07155
07156
07157
07158
07159
07160
07161
07162
07163
07164
07165
07166
07167
07168
07169
07170
07171
07172
07173
07174
07175
07176
07177
07178
07179
07180
07181
07182
07183
07184
07185
07186
07187
07188
07189
07190
07191
07192
07193
07194
07195
07196
07197
07198
07199
07200
07201
07202
07203
07204
07205
07206
07207
07208
07209
07210
07211
07212
07213
07214
07215
07216
07217
07218
07219
07220
07221
07222
07223
07224
07225
07226
07227
07228
07229
07230
07231
07232
07233
07234
07235
07236
07237
07238
07239
07240
07241
07242
07243
07244
07245
07246
07247
07248
07249
07250
07251
07252
07253
07254
07255
07256
07257
07258
07259
07260
07261
07262
07263
07264
07265
07266
07267
07268
07269
07270
07271
07272
07273
07274
07275
07276
07277
07278
07279
07280
07281
07282
07283
07284
07285
07286
07287
07288
07289
07290
07291
07292
07293
07294
07295
07296
07297
07298
07299
07300
07301
07302
07303
07304
07305
07306
07307
07308
07309
07310
07311
07312
07313
07314
07315
07316
07317
07318
07319
07320
07321
07322
07323
07324
07325
07326
07327
07328
07329
07330
07331
07332
07333
07334
07335
07336
07337
07338
07339
07340
07341
07342
07343
07344
07345
07346
07347
07348
07349
07350
07351
07352
07353
07354
07355
07356
07357
07358
07359
07360
07361
07362
07363
07364
07365
07366
07367
07368
07369
07370
07371
07372
07373
07374
07375
07376
07377
07378
07379
07380
07381
07382
07383
07384
07385
07386
07387
07388
07389
07390
07391
07392
07393
07394
07395
07396
07397
07398
07399
07400
07401
07402
07403
07404
07405
07406
07407
07408
07409
07410
07411
07412
07413
07414
07415
07416
07417
07418
07419
07420
07421
07422
07423
07424
07425
07426
07427
07428
07429
07430
07431
07432
07433
07434
07435
07436
07437
07438
07439
07440
07441
07442
07443
07444
07445
07446
07447
07448
07449
07450
07451
07452
07453
07454
07455
07456
07457
07458
07459
07460
07461
07462
07463
07464
07465
07466
07467
07468
07469
07470
07471
07472
07473
07474
07475
07476
07477
07478
07479
07480
07481
07482
07483
07484
07485
07486
07487
07488
07489
07490
07491
07492
07493
07494
07495
07496
07497
07498
07499
07500
07501
07502
07503
07504
07505
07506
07507
07508
07509
07510
07511
07512
07513
07514
07515
07516
07517
07518
07519
07520
07521
07522
07523
07524
07525
07526
07527
07528
07529
07530
07531
07532
07533
07534
07535
07536
07537
07538
07539
07540
07541
07542
07543
07544
07545
07546
07547
07548
07549
07550
07551
07552
07553
07554
07555
07556
07557
07558
07559
07560
07561
07562
07563
07564
07565
07566
07567
07568
07569
07570
07571
07572
07573
07574
07575
07576
07577
07578
07579
07580
07581
07582
07583
07584
07585
07586
07587
07588
07589
07590
07591
07592
07593
07594
07595
07596
07597
07598
07599
07600
07601
07602
07603
07604
07605
07606
07607
07608
07609
07610
07611
07612
07613
07614
07615
07616
07617
07618
07619
07620
07621
07622
07623
07624
07625
07626
07627
07628
07629
07630
07631
07632
07633
07634
07635
07636
07637
07638
07639
07640
07641
07642
07643
07644
07645
07646
07647
07648
07649
07650
07651
07652
07653
07654
07655
07656
07657
07658
07659
07660
07661
07662
07663
07664
07665
07666
07667
07668
07669
07670
07671
07672
07673
07674
07675
07676
07677
07678
07679
07680
07681
07682
07683
07684
07685
07686
07687
07688
07689
07690
07691
07692
07693
07694
07695
07696
07697
07698
07699
07700
07701
07702
07703
07704
07705
07706
07707
07708
07709
07710
07711
07712
07713
07714
07715
07716
07717
07718
07719
07720
07721
07722
07723
07724
07725
07726
07727
07728
07729
07730
07731
07732
07733
07734
07735
07736
07737
07738
07739
07740
07741
07742
07743
07744
07745
07746
07747
07748
07749
07750
07751
07752
07753
07754
07755
07756
07757
07758
07759
07760
07761
07762
07763
07764
07765
07766
07767
07768
07769
07770
07771
07772
07773
07774
07775
07776
07777
07778
07779
07780
07781
07782
07783
07784
07785
07786
07787
07788
07789
07790
07791
07792
07793
07794
07795
07796
07797
07798
07799
07800
07801
07802
07803
07804
07805
07806
07807
07808
07809
07810
07811
07812
07813
07814
07815
07816
07817
07818
07819
07820
07821
07822
07823
07824
07825
07826
07827
07828
07829
07830
07831
07832
07833
07834
07835
07836
07837
07838
07839
07840
07841
07842
07843
07844
07845
07846
07847
07848
07849
07850
07851
07852
07853
07854
07855
07856
07857
07858
07859
07860
07861
07862
07863
07864
07865
07866
07867
07868
07869
07870
07871
07872
07873
07874
07875
07876
07877
07878
07879
07880
07881
07882
07883
07884
07885
07886
07887
07888
07889
07890
07891
07892
07893
07894
07895
07896
07897
07898
07899
07900
07901
07902
07903
07904
07905
07906
07907
07908
07909
07910
07911
07912
07913
07914
07915
07916
07917
07918
07919
07920
07921
07922
07923
07924
07925
07926
07927
07928
07929
07930
07931
07932
07933
07934
07935
07936
07937
07938
07939
07940
07941
07942
07943
07944
07945
07946
07947
07948
07949
07950
07951
07952
07953
07954
07955
07956
07957
07958
07959
07960
07961
07962
07963
07964
07965
07966
07967
07968
07969
07970
07971
07972
07973
07974
07975
07976
07977
07978
07979
07980
07981
07982
07983
07984
07985
07986
07987
07988
07989
07990
07991
07992
07993

14 and the tape carrier is filled with a resin 18 to seal the semiconductor element 14. The connector for external connection of the copper foil pattern 12 is connected to a liquid crystal display panel, a printed circuit board, and the like.

5 the like.

[0064] In the COF semiconductor device according to the present embodiment, there is provided a dummy pattern 19, independent of the copper foil pattern 12 or the inner lead 17 and the solder resist 15, at corners of a resin sealing region on the insulating tape 11 (via a adhesive 13 in the case of Fig. 4). The dummy patterns 19 are disposed outside of the four corners of the square semiconductor element 14, and each of the dummy patterns 19 has a plane shape along each corner of the semiconductor element 14.

15 [0065] A material of the above-stated dummy pattern 19
is the same as that of the inner lead 17, which is
electrically connected to the semiconductor element 14.
The dummy pattern 19 is formed when the copper foil pattern
12 including the inner lead 17 is manufactured by using the
20 same manufacturing method. A thickness of the dummy
pattern 19 may be the same as that of the inner lead 17 as
shown in Figs. 2 and 4 or may be different from that of the
inner lead 17 as shown in Fig. 3 where a dummy pattern 20
is used instead of the dummy pattern 19. Effect of the
25 dummy pattern 19 depends on a shape, a thickness and a

mounting location of the dummy pattern 19 or combinations thereof. The combinations can be selected depending on a application method of sealing resin or a target pattern of the dummy pattern.

5 [0066] In the present embodiment, as stated above, the dummy patterns 19 and 20 are provided along the corner of the semiconductor element 14 on the tape carrier which is composed of the copper foil pattern 12 formed on the insulating tape 11. This decreases a flow velocity of the 10 sealing resin 18 flowing from the corner of the semiconductor element 14 to the space between the surface of the semiconductor element 14 and the insulating tape, which makes it possible to control air taken in the resin, resulting in prevention of air bubbles generated in resin 15 sealing of the semiconductor element 14. Therefore, a rate of air bubble generation can be reduced to 50% or less when compared with the conventional COF semiconductor device.

[0067] A mounting location of the dummy patterns 19 and the number thereof to be mounted are not limited to those 20 shown in Fig. 1. In Fig. 5, each of dummy patterns 21 is disposed inside along the corner of the semiconductor element 14. In Fig. 6, each of dummy patterns 22 is disposed from the outside to the inside of the corner of the semiconductor element 14. It should be noted, as shown 25 in Fig. 1, that disposing the dummy pattern 19 outside the

semiconductor element 14 makes it possible to set a thickness of the dummy pattern 19 larger than the space between the semiconductor element 14 and the insulating tape 11, which implements more effective control on flow of the resin 18 to the space between the surface of the semiconductor element 14 and the insulating tape. It is also possible, as shown in Fig. 7, to install the dummy pattern 23 at two corners located, for example, at both ends of a resin application side in the case where the resin 18 is applied i.e. injected to one side along the semiconductor element 14. This prevents air present at both ends of the resin application side from being taken in the resin 18.

[0068] Fig. 8 is a plane view showing a COF semiconductor device as a semiconductor device according to a second embodiment of the present invention. A copper foil pattern 31, a semiconductor element 32, a solder resist 33, a bump 34, an inner lead 35, and a resin 36 have the same constitution as the copper foil pattern 12, the semiconductor element 14, the solder resist 15, the bump 16, the inner lead 17, and the resin 18 in the first embodiment shown in Figs. 1 and 2. Like the first embodiment, the copper foil pattern 31 is also formed on a polyimide-based insulating tape to constitute a tape carrier.

[0069] A dummy pattern 37 according to the present

embodiment is disposed at a corner of the semiconductor element 32 in a region of the sealing resin 36, in such a way as being extended from outside an outline of the semiconductor element 32 to inside an inner forming region of the solder resist 33.

[0070] In the conventional COF semiconductor device, under temperature cycling, thermal expansion and contraction stresses repeatedly generate around an edge of an opening of the solder resist. There is a tendency that those stresses cause the inner leads 35 to generate disconnection at the corners of the semiconductor element 32 where intervals between the inner leads 35 are large. However, in the COF semiconductor device of the present embodiment, the dummy pattern 37 is formed at the corners of the semiconductor element 32 around the edges of the opening of the solder resist 33. Accordingly, the dummy pattern 37 can absorb part of the thermal stresses, and therefore stresses applied to the inner leads 35 at the corners of the semiconductor element 32 are decreased. As a result, the number of temperature cycling till occurrence of disconnection of the inner lead 35 located at the corners of the semiconductor element 32 can be increased 1.5 to 2 times the conventional number. As is the case with the first embodiment, a rate of air bubble generation in the resin sealing process of the semiconductor element

32 can be decreased to 50% or less of the conventional rate.

[0071] Fig. 9 is a plane view showing a COF semiconductor device as a semiconductor device according to a third embodiment of the present invention. A copper foil pattern 41, a semiconductor element 42, a solder resist 43, a bump 44, an inner lead 45 and a resin 46 have the same constitution as the copper foil pattern 12, the semiconductor element 14, the solder resist 15, the bump 16, the inner lead 17 and the resin 18 in the first embodiment shown in Figs. 1 and 2. Like the first embodiment, the copper foil pattern 41 is also formed on a polyimide-based insulating tape to constitute a tape carrier.

[0072] In the COF semiconductor device according to the present embodiment, a dummy pattern 47 which is disposed at a corner of the semiconductor element 42 in a region of the resin 46 for sealing the semiconductor element 42 is formed not independently but as a part of the inner lead 45. That is to say, the dummy pattern 47 is formed by partially enlarging the width of the inner lead 45 located at the corners of the semiconductor element 42. This saves an additional process and material for forming the dummy pattern, and therefore enables reduction of manufacturing costs. A rate of air bubble generation in the resin sealing process of the semiconductor element 42 can be also decreased to 50% or less of the conventional rate when

compared with the conventional COF semiconductor element.

[0073] Fig. 10 is a plane view showing a COF semiconductor device as a semiconductor device according to a fourth embodiment of the present invention. A copper foil pattern 51, a semiconductor element 52, a bump 54, an inner lead 55, and a resin 56 have the same constitution as the copper foil pattern 12, the semiconductor element 14, the bump 16, the inner lead 17, and the resin 18 in the first embodiment shown in Figs. 1 and 2. Like the first embodiment, the copper foil pattern 51 is also formed on a polyimide-based insulating tape to constitute a tape carrier.

[0074] In the COF semiconductor device of the present embodiment, instead of disposing the dummy patterns 19 to 23, 37, and 47 described in each of the above stated embodiments, an outline of an opening of the solder resist 53 at a corner of the semiconductor element 52 is formed along an outline of the corner of the semiconductor element 52. The solder resist 53 at the corner of the semiconductor element 52 has the same effect as that in the case of disposing the dummy patterns.

[0075] Therefore, in the case of the COF semiconductor device of the present embodiment, a rate of air bubble generation during resin sealing of the semiconductor element 52 can be decreased to 50% or less of the

conventional rate when compared with the conventional COF semiconductor element.

[0076] Fig. 11 is a plane view showing a COF semiconductor device as a semiconductor device according to a fifth embodiment of the present invention. A copper foil pattern 61, a semiconductor element 62, a solder resist 63, a bump 64 and a resin 66 have the same constitution as the copper foil pattern 12, the semiconductor element 14, the solder resist 15, the bump 16 and the resin 18 in the first embodiment shown in Figs. 1 and 2. Like the first embodiment, the copper foil pattern 61 is also formed on a polyimide-based insulating tape to constitute a tape carrier.

[0077] In the COF semiconductor device of the present embodiment, not only an independent dummy pattern 67 is provided at a corner of the semiconductor element 62 in a forming region of sealing resin 66, but also a large width section 68 of the inner lead 65 is provided under a region of the semiconductor element 62 on a specified side of the semiconductor element 62, the large width section 68 being larger than that of an electric connection section of the inner lead 65. It is preferable that the width of the large width section 68 is a half of an inner lead pitch or more. Effect differs depending on combinations of a resin application/injection method and a target pattern of the

dummy pattern, and therefore an effective combination is appropriately selected.

[0078] For resin-sealing of the semiconductor element 62, when resin is applied or injected along the semiconductor element 62, where first resin application is made on a long side of the semiconductor element 62, and second and third resin application are made on short sides of the semiconductor element 62. In the present embodiment, the large width section 68 of the inner lead 65 is provided under the semiconductor element 62 on the short sides thereof. Therefore, during resin sealing, the large width section 68 controls i.e. suppresses flow of the resin 66 from the short sides to the space between the semiconductor element 62 and the insulating tape. This decreases a flow velocity of the resin 66 flowing from the two short sides to the space between the semiconductor element 62 and the insulating tape, which reduces air taken in the resin caused by the resin flow, resulting in prevention of air bubble generation. According to the present embodiment, a rate of air bubble generation in the resin sealing process of the semiconductor element can be decreased to 50% or less when compared with the conventional COF semiconductor device.

[0079] Figs. 12 and 13 show modified examples of the COF semiconductor device shown in Fig. 11.

[0080] Fig. 12 is a plane view in the case of providing a large width section 70, whose width is larger than that of an electric connection section, on an inner lead 69 on the short side of the semiconductor element 62 outside the 5 semiconductor element 62.

[0081] Fig 13 is a plane view in the case of providing a large width section 72, whose width is larger than that of an electric connection section, on an inner lead 71 on the short side of the semiconductor element 62 in such a way as 10 to be extended from the inside to the outside of the semiconductor element 62.

[0082] In the present embodiment, a specified side on which the large width sections 68, 70, and 72 are disposed is not limited to the short side, and may be a long side if 15 it is the second or later application side when applying the resin 66 along the semiconductor element 62.

[0083] Fig. 14 is a plane view showing a COF semiconductor device as a semiconductor device according to a sixth embodiment of the present invention. A copper foil pattern 81, a semiconductor element 82, a solder resist 83, a bump 84 and a resin 86 have the same constitution as the copper foil pattern 12, the semiconductor element 14, the solder resist 15, the bump 16 and the resin 18 in the first embodiment shown in Figs. 1 and 2. Like the first 25 embodiment, the copper foil pattern 81 is also formed on a

polyimide-based insulating tape to constitute a tape carrier.

[0084] In the COF semiconductor device according to the present embodiment, not only an independent dummy pattern

5 87 is provided at a corner of the semiconductor element 82 in a forming region of sealing resin 86, but also a large width section 88, whose width is larger than that of an electric connection section, is provided on an inner lead 85 on a specified side of the semiconductor element 82 in 10 such a way as being extended from a forming region of the semiconductor element 82 to a forming region of the solder resist 83.

[0085] In the conventional COF semiconductor device,

under temperature cycling, repeated thermal expansion and

15 contraction stresses generate around a solder resist

opening, and those stresses cause inner leads to generate disconnection at a place where intervals between the inner

leads are large. On the other hand, in the COF semiconductor device of the present embodiment, mechanical

20 strength of the inner lead 85 around the opening of the solder resist 83 is excellent since a portion of the large

width section 88 of the inner lead 85 is formed in the solder resist 83. The number of temperature cycling till

80 occurrence of failure due to disconnection of the inner

25 lead 85 can be increased 1.5 to 2 times the conventional

number. As is the case with the first embodiment, a rate of air bubble generation in the resin sealing process of the semiconductor element 32 can be decreased to 50% or less of the conventional rate.

5 [0086] The COF semiconductor devices according to the first to sixth embodiments are different from the conventional COF semiconductor device in the following points:

10 the dummy patterns 19 to 23, 37, 47, 67 and 87 are provided at the corners of the semiconductor elements 14, 32, 42, 52, 62 and 82;

15 the large width sections 68, 70, 72 and 88, whose width is larger than that of the electric connection section, are provided on the inner leads 65, 69, 71 and 85 on a specified side of the semiconductor elements 62 and 82; and

the above two are adequately combined.

20 [0087] The above-stated different points can be each implemented only by changing pattern designs, which enables manufacturing of the COF semiconductor device of the present invention without drastically changing a manufacturing facility and a manufacturing method of the conventional COF semiconductor device.

25 [0088] The invention being thus described, it will be obvious that the invention may be varied in many ways.

Such variations are not be regarded as a departure from the spirit and scope of the invention, and all such modifications as would be obvious to one skilled in the art are intended to be included within the scope of the
5 following claims.